I have a custom (soft, 16 bit) RISC architecture for which I want Clang to generate LLVM IR.
How much of a backend do I need to create in order to generate IR for the custom architecture. i.e. infinite registers and LLVM types in IR, no assembly language output, no machine code generation.