Implementation of a SystemVerilog block in a Simulink simulation

2 visualizzazioni (ultimi 30 giorni)
Tom Urkin
Tom Urkin il 11 Mar 2021
Risposto: Kiran Kintali il 13 Mar 2021
Hello all,
I have a synthesizable SV module that has been tested on an FPGA and as a part of a fabricated IC.
I would like to use this block in a Simulink simulation.
Would appriciate any help\thoughts since I could not find any relevant material online.
Thanks,
Tom

Accedi per rispondere a questa domanda.

Risposte (1)

Kiran Kintali
Kiran Kintali il 13 Mar 2021
https://www.mathworks.com/help/hdlverifier/matlab-cosimulation.html
Consider using cosimulation feature.
You can also integrate customer HDL Code in MATLAB using blackbox features in HDL Coder
https://www.mathworks.com/help/hdlcoder/ref/hdl.blackbox-system-object.html

Categorie

Scopri di più su Code Generation in Help Center e File Exchange

Tag

Prodotti

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by