Create a Verilog Parser with Ruby

Question

I would like to create a Verilog parser written in Ruby for a university project

I know there are parser generators like Bison and Yacc.

Could anyone give me some advice on how to get started?

You haven't showed any attempt to provide a solution, which is expected on Stack Overflow. What searches have you done, or what code have you written? — the Tin Man
– the Tin Man, Commented May 13, 2013 at 16:02

Morgan · Accepted Answer · 2013-05-13 16:25:34Z

2

I already have a very basic verilog parser (gem) written in ruby called verilog, if you could consider contributing to that instead, or it might give an idea of how to start.

I also have a gem called rubyit, which is command line utility to parse files with erb and generate the standard version of the file. Which can be used for extendable verilog templates, similar to generate statements but gives a flexible port list and ability to check the generated code.

edited May 13, 2013 at 16:25

answered May 13, 2013 at 15:34

Morgan

20.7k8 gold badges62 silver badges87 bronze badges

Sign up to request clarification or add additional context in comments.

Comments

michael_wu · Accepted Answer · 2013-05-14 08:26:16Z

1

There do exist parser generators for Ruby too, e.g. racc. Start installing the racc gem and read the included documentation and examples.

edited May 14, 2013 at 8:26

answered May 13, 2013 at 14:49

michael_wu

16k5 gold badges66 silver badges77 bronze badges

1 Comment

Morgan Over a year ago

Rubygems seems to have the latest version (1.4.9) of racc vs the 1.4.6 version on rubyforge.

Collectives™ on Stack Overflow

Create a Verilog Parser with Ruby

2 Answers 2

Comments

1 Comment

Your Answer

Linked

Hot Network Questions

Collectives™ on Stack Overflow

2 Answers 2

Comments

1 Comment

Your Answer

Sign up or log in

Post as a guest

Linked

Related