So I am designing a 3-bit asynchronous binary counter which counts up to 11 then repeats using D flip-flops. That much I have done, however I am stuck when it comes to decoding the outputs to stop the counting sequence. I am only supposed to use one logic gate, though. I was thinking of how I could do this using an actual decoder, but I am completely lost when it comes to using just one gate. Any tips to get going? I want to actually figure this out.
\$\begingroup\$
\$\endgroup\$
7
-
\$\begingroup\$ How does an asynchronous counter work? It just counts as fast as it can, with no clock input? \$\endgroup\$user57037– user570372015-11-18 04:25:59 +00:00Commented Nov 18, 2015 at 4:25
-
\$\begingroup\$ That's right, there is no clock. \$\endgroup\$kgEE19– kgEE192015-11-18 04:27:43 +00:00Commented Nov 18, 2015 at 4:27
-
\$\begingroup\$ So the D flip flops have no clock input? \$\endgroup\$user57037– user570372015-11-18 04:30:54 +00:00Commented Nov 18, 2015 at 4:30
-
\$\begingroup\$ They do, but they are connected to the output of the previous flip flop. \$\endgroup\$kgEE19– kgEE192015-11-18 04:37:23 +00:00Commented Nov 18, 2015 at 4:37
-
2\$\begingroup\$ Use the built in schematic editor on this website. \$\endgroup\$Asmyldof– Asmyldof2015-11-18 07:36:57 +00:00Commented Nov 18, 2015 at 7:36
|
Show 2 more comments