Why do I get Syntax error near always in Verilog code?

Question

I am trying to run this code, and it is giving these errors:

Syntax error near "always"
Syntax error near "endmodule"

I don't understand what is wrong in this code:

module fortran_v2(
    input clk
    );
parameter N=8;
parameter M=6;
parameter size=1000;     
reg [N-1:0] A [0:size-1];
reg [N-1:0] B [0:size-1];
reg [M-1:0] C [0:size-1];
reg [M-1:0] D [0:size-1];
reg [15:0] k=0;
integer open_file;
initial begin
open_file= $fopen("output.txt","w");
end

always @ (posedge clk) begin
if(k<1000)
k<=k+1;
else
k<=1000;
end

always @ (posedge clk) begin
if(k<1000) begin
  A[k]<=$random;
  B[k]<=$random;
  end

always @ (posedge clk) begin
if (k<1000) begin
  C[k]<=A[k]*B[k] +5;
  D[k]<=A[k]+B[k] -5;
  $fwrite(open_file,"A[%d",k,"]",A[k],"B[%d",k,"]",B[k],"C[%d",k,"]",C[k],"D[%d",k,"]",D[k]);
end
else
  A[k]=0;
end  
endmodule

Asef Hossini · Accepted Answer · 2022-06-12 10:42:07Z

4

You'd have no problem if you use a proper indentation. In one of your always blocks, keyword end is missing:

always @ (posedge clk) begin
  if(k<1000) begin
    A[k]<=$random;
    B[k]<=$random;
  end
end //missing end

edited Jun 12, 2022 at 10:42

Asef Hossini

7631 gold badge9 silver badges11 bronze badges

answered Dec 7, 2014 at 8:26

Qiu

5,80210 gold badges52 silver badges58 bronze badges

Sign up to request clarification or add additional context in comments.

Comments

mohsaied · Accepted Answer · 2014-12-07 21:19:43Z

0

begin...end in Verilog correspond to curly braces in most programming languages {...} and so each "begin" must have an "end" associated with it.

answered Dec 7, 2014 at 21:19

mohsaied

2,1561 gold badge17 silver badges26 bronze badges

Collectives™ on Stack Overflow

Why do I get Syntax error near always in Verilog code?

2 Answers 2

Comments

Comments

Your Answer

Linked

Hot Network Questions

Collectives™ on Stack Overflow

2 Answers 2

Comments

Comments

Your Answer

Sign up or log in

Post as a guest

Linked

Related