I'm getting a syntax error for my program counter test bench, and I can not figure out why I keep getting it.
The following Verilog source has syntax error:
"pc_tb.v", 20: token is 'initial'
initial
^
Am I using initial wrong? I'm making a pipelined datapath, and this the only part I got that isn't working for me so far.
//PC_TB.V USED TO TEST THE PC MODULE
`include"pc.v"
module pc_tb;
wire[15:0]out;
reg stall,hold
reg[9:0]Mux,Haz
reg[7:0]Mem[0:65535];
ProgramCounter g1(stall,hold,Mem,out,Mux,Haz);
initial begin
stall=1'b0
hold=1'b0;
Mem=0;
Mux=9'b000000010;
Haz=9'b000000000;
#5 Mem[2]=1;
#10 hold=1'b1;
#30 halt=1'b1;
#40
initial
#100 $finish;
end
endmodule