Concatenation operator not allow in module instantiation

Question

MUX32_16x1 inst9(muxR, dontNeed, addSub, AddSub, mult, shift, shift, wireAnd, wireOr, wireNor, {31{0}, addSub[31]}, dontNeed, dontNeed, dontNeed, dontNeed, dontNeed, dontNeed, OPRN[3:0]);

Above is my instantiation of a 16x1 mux, I'm trying to set one parameter to 0 for the first 31 bits leaving only the last bit as an input by doing this

{31{0}, addSub[31]}

I'm not sure why the program is giving out this error

near ",": syntax error, unexpected ',', expecting '}'.

is curly braces operator not allow in module instantiation?

sorry, I'm very new to Verilog programming

Charles Clayton · Accepted Answer · 2017-12-11 00:58:46Z

1

When you're doing repeated concatenation, you need to enclose it in another set of braces, so {31{1'b0}} is the same as 31'd0.

Try:

{{31{1'b0}}, addSub[31]}

Or:

{31'd0, addSub[31]}

answered Dec 11, 2017 at 0:58

Charles Clayton

18.2k15 gold badges94 silver badges123 bronze badges

Sign up to request clarification or add additional context in comments.

Collectives™ on Stack Overflow

Concatenation operator not allow in module instantiation

1 Answer 1

Comments

Your Answer

Hot Network Questions

Collectives™ on Stack Overflow

1 Answer 1

Comments

Your Answer

Sign up or log in

Post as a guest

Related