Using Vitis Debugger to view contents of DDR memory of Arty Z7 FPGA during program execution

Question

I am using an Arty Z7 and storing certain data in DDR memory and would like to view the contents of memory during the execution of my program. I would like to do this so I can ensure what I am storing in memory is what I expect. Is this possible to do this in the Vitis debugger and if so, how?

julesinspaaace · Accepted Answer · 2022-06-09 14:15:39Z

2

Of course this is possible to do in Vitis! I'm using Vitis 2020.2 but the steps should be largely the same in any version.

Start a debug session
Pause execution
Click "Window > Memory Browser"
A memory browser tab opens
1. You can drag this tab to a different area if you like
Enter an address or expression in the box
You can scroll the memory view to quickly access nearby memory addresses instead of typing them in.

answered Jun 9, 2022 at 14:15

julesinspaaace

481 silver badge8 bronze badges

Sign up to request clarification or add additional context in comments.

Collectives™ on Stack Overflow

Using Vitis Debugger to view contents of DDR memory of Arty Z7 FPGA during program execution

1 Answer 1

Comments

Your Answer

Hot Network Questions

Collectives™ on Stack Overflow

1 Answer 1

Comments

Your Answer

Sign up or log in

Post as a guest

Related