VHDL & Synthesizing w/Quartus simple error

Question

So I'm currently trying to synthesize a design and apparently it's too big to compile or something. It compiles and simulates perfectly in ModelSim, but in quartus throws this error:

Error: Design requires 491 I/O resources -- too many to fit in 456 available in the selected device or any device in the device family

Apparently I have 491 I/O resources but can only fit 456 (??). I have no idea what that means or how to extend the 456 number. Google searching gets me nowhere. Does anybody know what to do in this case?

Thanks a lot!

How do you plan to transfer data to and from FPGA to a computer? 491 pins can not be easily connected to a PC. You should implement or use a IPcore for UART, USB, Ethernet or PCIe. — Paebbels
– Paebbels, Commented Mar 25, 2015 at 1:14
@Paebbels: Who said it is (only) communicating with a computer? — Ben Voigt
– Ben Voigt, Commented Mar 25, 2015 at 3:04
I don't plan on doing that. I only want to compile so I can see the circuit synthesized. Can it be done? — Gaspa79
– Gaspa79, Commented Mar 25, 2015 at 4:36
Solution 1: You could select a bigger device with more I/O pins (e.g. Stratix 5). Solution 2: Or you could write a wrapper that registera all your outputs and xor's the register values. This reduces the output pincount without giving the compiler the chance to optimize. Solution 3: Generate a netlist - I havn't done that with quartus. — Paebbels
– Paebbels, Commented Mar 25, 2015 at 7:12
You are trying to fit a 491 pin design into a package with 456 available pins. Pick a larger package (probably on a larger FPGA). — user1818839
– user1818839, Commented Mar 25, 2015 at 9:59

Nicolas Roudel · Accepted Answer · 2015-03-25 09:22:48Z

2

you may try virtual pins assignements:

http://quartushelp.altera.com/13.1/mergedProjects/logicops/logicops/def_virtual_pin.htm

answered Mar 25, 2015 at 9:22

Nicolas Roudel

916 bronze badges

Sign up to request clarification or add additional context in comments.

Collectives™ on Stack Overflow

VHDL & Synthesizing w/Quartus simple error

1 Answer 1

Comments

Your Answer

Hot Network Questions

Collectives™ on Stack Overflow

1 Answer 1

Comments

Your Answer

Sign up or log in

Post as a guest

Related