Skip to main content

Questions tagged [programming-loop]

Filter by
Sorted by
Tagged with
3 votes
4 answers
542 views

Background I understand, maybe I'm wrong, an asynchronous delay would be one that does not completely take over the CPU. On the other hand, the synchronous delay remains in a loop, counting clock ...
Fabián Romo's user avatar
0 votes
0 answers
129 views

Does anyone have experience with using the second ESP32 core? I searched the internet but I only came across two loops that run independently of each other. I would need to be able to call a function ...
Kabl62's user avatar
  • 1
0 votes
1 answer
2k views

I am working on a project wherein I need to convert a Finite State Machine coded in Verilog into a ROM. In order to do this I need to create a memory file for the ROM version of the FSM which stores ...
Matthew Connolly's user avatar
0 votes
2 answers
2k views

The current for loop that I have coded below is getting stuck at its last iteration value. In other words, the value of i initially starts at 0 but once it reaches ...
PrematureCorn's user avatar
1 vote
1 answer
1k views

I am trying to implement a 16byte input (K) in Verilog which I have never done before. Also, I need to pull each byte from the index K using a for loop. In this case, b=16bytes, w=32bits, u=w/8. Here ...
PrematureCorn's user avatar
2 votes
0 answers
4k views

I am learning more about FreeRTOS by making a task-based program. My problem comes when initializing and configuring the HAL time sources. I read that it is necessary to choose another HW timer as ...
M.Brian's user avatar
  • 41
0 votes
2 answers
155 views

I need to work with 5x MPU9250 sensors, i2c 400kHz, Arduino nano 8MHz also, I have HC-05 Bluetooth device 115200 baud rate serial. is it possible to pre-calculate loop time to gather data from ...
vassidefuk's user avatar
2 votes
3 answers
3k views

Hi I am trying to use 2 nested for loops in vhdl but I get this error. [Synth 8-561] range expression could not be resolved to a constant [318] I do not understand why this code is not working since ...
OnurTR's user avatar
  • 177
7 votes
1 answer
34k views

I am using the Verilog language and Zedboard as a target board. As far as I know, the for loop can be synthesized, and the synthesis tool translates the ...
ruach's user avatar
  • 369
0 votes
1 answer
86 views

I am changing a variable with a predetermined rate. When my variable gets too large, I cap it back to the largest value I want to make it, and change the sign on the rate to make the change go the ...
pdustin101's user avatar
3 votes
4 answers
761 views

When I try to synthesize my VHDL design (using Xilinx ISE Design Suite), I get the message: ...
Jiri Svoboda's user avatar
0 votes
1 answer
900 views

I'm trying to write a loop for two binary values that repeat periodically at a specific amount of time that goes indefinitely or until a certain condition is met. Here is what I have wrote (below), ...
Serge's user avatar
  • 29
-2 votes
1 answer
1k views

I'm trying to write a loop in VHDL that will print a certain message on an LCD screen. I have predefined the following: ...
Doron Behar's user avatar
3 votes
1 answer
3k views

Can someone please explain me this code (it is from wait loop calculator), I cannot clearly understand calculation. ; Delay 1 600 000 cycles ; 100ms at 16 MHz ...
hudy's user avatar
  • 63
0 votes
2 answers
3k views

I've now been a couple years working with VHDL in college and I've been using ModelSim to simulate my designs. Today, however, I noticed something I couldn't understand about for loops, so I thought I'...
user90125's user avatar
0 votes
3 answers
2k views

I'm working in PIC24F microcontroller. My main program doesn't have infinite loop, but it is run like an infinite loop. Before I test the code with infinite while loop (while (1)), but when I remove ...
user6161's user avatar
  • 144
0 votes
2 answers
3k views

I'm trying to complete an assignment using Verilog, the details aren't too important, except that it must be a combinatorial design. Unfortunately I'm running into what I assume is the hardware ...
user3474353's user avatar
2 votes
2 answers
227 views

I have a VHDL module that applies a shuffle algorithm to a 64 bit input and outputs the 64bit result. I need to loop this output back through the module exactly 4 times, i was wondering if there was ...
Loocid's user avatar
  • 121