Simplest way to generate Verilog code from Chisel code

Question

What is the simplest way to generate Verilog code from existing Chisel code?

Would i have to create my own build file?

For example from a standalone scala file (AND.scala) like the following one..

import Chisel._

class AND extends Module {
  val io = IO(new Bundle {
    val a = Bool(INPUT)
    val b = Bool(INPUT)
    val out = Bool(OUTPUT)
  })
  io.out := io.a & io.b
}

I have the complete Chisel3 Toolchain installed under ubuntu 16.4.

Does this answer your question? Is there a simple example of how to generate verilog from Chisel3 module? — seldridge
– seldridge, Commented Jun 18, 2020 at 17:55

Jack Koenig · Accepted Answer · 2021-10-05 00:23:12Z

7

See answer here: Is there a simple example of how to generate verilog from Chisel3 module?

In short, create a build.sbt file at the root of your project with the following in it:

scalaVersion := "2.12.13"

resolvers ++= Seq(
  Resolver.sonatypeRepo("snapshots"),
  Resolver.sonatypeRepo("releases")
)

libraryDependencies += "edu.berkeley.cs" %% "chisel3" % "3.4.4"

Add this code to AND.scala

object ANDDriver extends App {
  (new chisel3.stage.ChiselStage).emitVerilog(new AND, args)
}

Type sbt run on the command line at the root of your project.

edited Oct 5, 2021 at 0:23

answered Jan 23, 2017 at 21:52

Jack Koenig

6,07418 silver badges23 bronze badges

Sign up to request clarification or add additional context in comments.

5 Comments

mtosch Over a year ago

Thank you very much for the quick answer! Guess i oversaw the other thread. I just tried it and it works. NOTE: jdk8 and sbt have to be installed for this to work! (jdk9 did not work for me)

iBug Over a year ago

Anyway to generate verilog to a "target folder" instead of the same place as build.sbt?

Jack Koenig Over a year ago

Yep! Chisel and FIRRTL have command-line options. Notice how we pass args to chisel3.Driver.execute? We are propagating the command-line arguments sent to ANDDriver to Chisel. You can pass arguments like so: sbt "run --help". The specific one for "target folder" is --target-dir or -td, ie. sbt "run -td my_target_dir

nic Over a year ago

chisel3.Driver is deprecated. Can you update this answer?

Jack Koenig Over a year ago

Done, thanks for the ping!

Collectives™ on Stack Overflow

Simplest way to generate Verilog code from Chisel code

1 Answer 1

5 Comments

Your Answer

Linked

Hot Network Questions

Collectives™ on Stack Overflow

1 Answer 1

5 Comments

Your Answer

Sign up or log in

Post as a guest

Linked

Related