Hello I have a question about Verilog grammar.
I am aware that @ is used with always usually.
but I want to do some action when a variable changes its value.
for example, I want to find out if switch is changing.
So, I tried if (@ posedge switch or negedge switch)
But this made an error.
Is there any other way to do this?
Thanks in advance